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• Fluorescence lifetime imaging
• Positron Emission Tomography
• Time-of-Flight ranging and 3D Imaging
• …
DEMANDING REQUIREMENTS
• High Photon Detection Efficiency
• Low Noise (low DCR, Afterpulsing)
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INTRODUCTION
SINGLE-PHOTON AVALANCHE DIODEs (SPADs)
 Cost-effective
 Good yield for mass production
 Suitable for arrays
 Good spatial resolution
 Quenching circuit, signal and data
processing “on-chip”
 Good tjitter
 Compatible with 
magnetic resonance imaging





• Bias: ABOVE VBR (breakdown voltage)
• Geiger Mode: it’s a TRIGGER device!
• Opposite to APDs: GAIN is MEANINGSLESS!
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MiSPiA CMOS FrontSPADs
2P4M 0.35µm CMOS Process Line at Fraunhofer IMS
8’’ Wafers
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MiSPiA CMOS FrontSPADs
2P4M 0.35µm CMOS Process Line at Fraunhofer IMS
Can we use the standard CMOS process setup?
Too high Vbr  bad time jitters, 
high dark counts, and no isolation 
between neighbouring SPADs!
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MiSPiA CMOS FrontSPADs
Uniformity over different shapes and areas: variation < 6% with 
respect to room temperature, no peripheral activation.
Temperature drift: 36.2 mV/°CTemperature drift: 37.8 mV/°C
SPAD test structures with 
diameters: 10 µm, 20 µm, 30 µm, 
50 µm, 100 µm, 200 µm, and      
500 µm 
0.35 µm CMOS SPAD Breakdown Voltage
Source: F. Villa et al. “CMOS SPADs with up to 500 µm diameter and 55% detection efficiency 
at 420 nm”, J. Modern Optics, Vol. 61, No. 2, 2014, pp. 102 ‐ 115
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MiSPiA CMOS FrontSPADs
STATE-OF-THE-ART DARK COUNT RATE
• < 2 kcps @ 50 °C (Ø = 30 µm)
• < 50 cps @ room temp. (Ø = 30 µm)
• Negligible DCR @ low temperature
THOLD = 300 ns
SPAD Dark Count Rate
Acceptable DCR for large SPAD areas
Source: F. Villa et al. “CMOS SPADs with up to 500 µm diameter and 55% detection efficiency 
at 420 nm”, J. Modern Optics, Vol. 61, No. 2, 2014, pp. 102 ‐ 115
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MiSPiA CMOS FrontSPADs
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MiSPiA CMOS FrontSPADs
tHOLD = 300 ns
< 5% hot SPADs
20 µm SPAD (64 x 32) 2048-pixel array
SPAD Dark Count Rate Cumulative Distribution Function




Larger area SPADs show 
higher DCR and also 
more „hot“ pixels…



































7th Fraunhofer IMS Workshop CMOS Imaging May 20-21, 2014 Daniel Durini 13
MiSPiA CMOS FrontSPADs














• Negligible AP (< 1%) @ THOLD-OFF > 50 ns for SPAD areas up to 50 µm diameters
• Negligible AP (< 1%) @ THOLD-OFF > 90 ns for SPAD areas > 50µm diameters (150ns for 500µm)
• Maximum Count Rate = 50 Mcps
THOLD-OFF (ns)
SPAD test structures with diameters: 10 µm, 










• FWHM < 100 ps (Ø = 10 µm)
• FWHM < 140 ps (Ø = 20 - 30 µm)
• Reduced variations among big devices (%FWHM < 3)
• Small wavelength influence (%FWHM < 5)
Anode
Cathode





Results obtained using the on-chip integrated quenching 
circuit with tunable hold-off time and reduced 
electronics





Photon timing response of a 500 µm SPAD at 
different radial positions of the illumination 
spot () from 0 µm (SPAD centre) to 250 µm 
(periphery of the SPAD photoactive area)
Photon timing response vs. radial position of 
the illumination spot (expressed in % of the 
radius length)
Normalized curves
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MiSPiA CMOS FrontSPADs
A bit of SPAD Bench-Marking, just to see where we are…
SPAD Technology










Diameter [µm] = 400nm Peak  = 850nm
This work [1] 45 53 (470 nm) 4.5 0.055 40 (AP < 1%) 85
10 20 30 50 100 
200 500
Red‐enhanced SPAD 














17 44 (690 nm) 21 3.466 15(AP < 0.375%) 52 6.4
[1] F. Villa et al., “CMOS SPADs with up to 500 μm diameter and 55% detection efficiency at 420 nm”, Journal of Modern Optics, Vol. 61,  
Issue 2, pp. 102-115, 2014 
[2] A. Gulinatti et al., “New silicon SPAD technology for enhanced red-sensitivity, high resolution timing and system integration”, Journal of 
Modern Optics, 59(17), pp. 1489-1499, 2012
[3] F. Guerrieri et al., “Single-Photon Camera for high-sensitivity high-speed applications”, Photonic Journal, IEEE, Vol. 2 (5), 759-774, 2010
[4] J. A. Richardson et al., A low dark counting single photon avalanche diode structure compatible with standard nanometer scale CMOS 
technology”, IEEE Phot. Techn. Letters, 21 (14), 120-122, 2009
[5] E. A. G. Webster et al., “A single-photon avalanche diode in 90-nm CMOS imaging technology with 44% photon detection efficiency at 690 
nm”, IEEE Electron Dev. Letters, 33 (5), 694 – 696, 2012
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MiSPiA CMOS FrontSPADs
















 = 400nm Peak  = 850nm
This work [1] 45 53 (470 nm) 4.5 0.055 40 (AP < 1%) 85
10 20 30 50 100 
200 500
current SPAD cell 
pitch: 70 µm, goal 
cell-pitch: 56 µm, 
current FF= 18.4 %, 





37 40 (420 nm) ~7
DCR (95 cells 
active) = 7MHz, 
3200 cells/pixel, 
cell size: 59.4 µm 




(cell size:        
59.4 µm x 64 µm, 





40 50 (440 nm) ~7
DCR/channel = 6 
MHz, 3600 
pixels/channel, 
pixel size: 50 µm x 




(cell size:          
50 µm x 50 µm,    
FF = 61.5 %)
[1] F. Villa et al., “CMOS SPADs with up to 500 μm diameter and 55% detection efficiency at 420 nm”, Journal of Modern Optics, Vol. 61,  
Issue 2, pp. 102-115, 2014 
[2] http://www.digitalphotoncounting.com/wp-content/uploads/dSiPM-Leaflet_A4_2013-11_A4.pdf
[3] http://www.hamamatsu.com/resources/pdf/ssd/s10984_series_etc_kapd1024e03.pdf
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MiSPiA CMOS BackSPADs
Schematic representation of the BackSPAD process flow and back-side thinning
Bonding of the top SOI SPAD over the 
bottom CMOS electronic pixel, through the 
Metal4 interconnect bonding layer
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MiSPiA CMOS BackSPADs
Process simulation of a cross-section of the SOI BackSPAD wafer
Fully-Depleted (HV) BackSPADs Partially-Depleted (LV) BackSPADs




For approx. 100 µm BackSPAD diameter:
DCRBackSPAD ≈ 40 x DCRFrontSPAD




















SPAD Distance to Trench [µm]
No Trenches
Above 1 µm SPAD to Trench Distance
there are no major differences in the DCR
r = 49µm
For 150 µm FrontSPAD pixels with 30 µm SPAD diameter
 DCRFrontSPAD ≈ 100 cps with a Fill-Factor of 3.14%
Equivalent 150 µm BackSPAD pixels with 143 µm SPAD diameter 
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MiSPiA CMOS BackSPADs
Wafer without seal ring after back grinding Wafer with seal ring after back grinding
Wafer with seal ring after reduced back grinding and dry etching
Wafer-bonding of the BackSPAD SOI/CMOS array chips
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MiSPiA CMOS BackSPADs
Wafer-bonding of the BackSPAD SOI/CMOS array chips
Pads and SPADs on wafer bonded 
BackSPADs
Cross section  of  SOI wafer after 
waferbonding and backthinning
4 µm thick Si/SiO2 film
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CONCLUSIONS
 The MiSPiA FrontSPADs deliver:
 the lowest DCR reached so far in CMOS technologies
 high UV-PDE due to the special UV-transparent Silicon-Nitride based 
passivation layer
 BackSPADs are based on a standard SOI-CMOS technology, the ROIC is developed in 
the standard 0.35 µm CMOS technology
 The measured DCR are  higher than those measured in FrontSPADs, but still in the 
expected range of state-of-the-art CMOS SPADs (kcps)
 The presence of deep trench isolation minimizes cross-talk issues, drastically 
decreases the minimum distance between adjacent SPAD structures (7µm), and does 
not increase the DCRs for distances above 1 µm to the BackSPAD device area
 The developed technology is suitable also for SiPM developments, where further 
optimization of the fill-factors should be addressed
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